- 您现在的位置：买卖IC网 > Sheet目录368 > W631GG6KB-15 (Winbond Electronics)IC DDR3 SDRAM 1GBIT 96WBGA
W631GG6KB
8.14 WRITE Operation
8.14.1 DDR3 Burst Operation
During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12
during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).
A12 = 0, BC4 (BC4 = burst chop, t CCD = 4)
A12 = 1, BL8
A12 is used only for burst length control, not as a column address.
8.14.2 WRITE Timing Violations
8.14.2.1 Motivation
Generally, if timing parameters are violated, a complete reset/initialization procedure has to be
initiated to make sure that the DRAM works properly. However, it is desirable; for certain minor
violations, that the DRAM is guaranteed not to ―hang up‖ , and that errors are limited to that particular
operation.
For the following, it will be assumed that there are no timing violations with regards to the Write
command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned
below.
8.14.2.2 Data Setup and Hold Violations
Should the data to strobe timing requirements (t DS , t DH ) be violated, for any of the strobe edges
associated with a write burst, and then wrong data might be written to the memory location addressed
with this WRITE command.
In the example (Figure 40 on page 57), the relevant strobe edges for write burst A are associated with
the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.
Subsequent reads from that location might result in unpredictable read data, however the DRAM will
work properly otherwise.
8.14.2.3 Strobe to Strobe and Strobe to Clock Violations
Should the strobe timing requirements (t DQSH , t DQSL , t WPRE , t WPST ) or the strobe to clock timing
requirements (t DSS , t DSH , t DQSS ) be violated, for any of the strobe edges associated with a Write burst,
then wrong data might be written to the memory location addressed with the offending WRITE
command. Subsequent reads from that location might result in unpredictable read data, however the
DRAM will work properly otherwise.
In the example (Figure 48 on page 61) the relevant strobe edges for Write burst n are associated with
the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements
starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst b
the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges
are associated withboth bursts.
8.14.2.4 Write Timing Parameters
This drawing is for example only to enumerate the strobe edges that ―belong‖ to a Write burst. No
actual timing violations are shown here. For a valid burst all timing parameters for each edge of a
burst need to be satisfied (not only for one edge - as shown).
Publication Release Date: Dec. 09, 2013
Revision A05
- 56 -
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W9412G6IH-5
IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I
IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5
IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I
IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E
IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E
IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E
IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I
IC DDR2 SDRAM 1GBIT 84WBGA
相关代理商/技术参数
W631GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA
W632GG8KB-11
制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 78WBGA
W634
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W638
制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount